


File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
total 20
drwxrwxr-x 2 verwcj verwcj 4096 Jun 18 15:14 env
drwxrwxr-x 2 verwcj verwcj 4096 Jun 18 15:15 tb
drwxrwxr-x 2 verwcj verwcj 4096 Jun 18 15:16 tests
drwxrwxr-x 3 verwcj verwcj 4096 Jun 18 15:55 agent
drwxrwxr-x 7 verwcj verwcj 4096 Jun 24 15:36 sim
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g agent/ahb_agent/
ahb_agent_pkg.sv ahb_interface.sv ahb_master_driver.sv ahb_monitor.sv ahb_trans_generator.sv ahb_trans.sv
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g agent/ahb_agent/ahb_trans
ahb_trans_generator.sv ahb_trans.sv
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g agent/ahb_agent/ahb_trans_generator.sv
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $ll
total 20
drwxrwxr-x 2 verwcj verwcj 4096 Jun 18 15:14 env
drwxrwxr-x 2 verwcj verwcj 4096 Jun 18 15:15 tb
drwxrwxr-x 2 verwcj verwcj 4096 Jun 18 15:16 tests
drwxrwxr-x 3 verwcj verwcj 4096 Jun 18 15:55 agent
drwxrwxr-x 7 verwcj verwcj 4096 Jun 24 15:36 sim
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g env/
ahb_sramc_env_pkg.sv ahb_sramc_env.sv ahb_sramc_scoreboard.sv
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g tb/tb_top.sv
agent/ env/ sim/ tb/ tests/
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g tests/test.sv
agent/ env/ sim/ tb/ tests/
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g agent/ahb_agent/
ahb_agent_pkg.sv ahb_interface.sv ahb_master_driver.sv ahb_monitor.sv ahb_trans_generator.sv ahb_trans.sv
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g agent/ahb_agent/ahb_
课程内容：
1. 完善UVM Scoreboard，SV平台到UVM平台迁移
2. 学习TLM机制，一堆port的用法，TLM FIFO
3. 发包建议使用广播，这对VIP有优势
问题：
1. 为啥要写write？而且get_check函数内容要写进write函数（代码113行附近）
0:07:37 / 1:42:44
Makefile (~/keller_wor...
ahb_monitor.sv (~/kell...
ahb_driver.sv (~/kelle...
ahb_sramc_uvmtb_sc...
护眼: 关
x2倍速
高清


File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
drwxrwxr-x 7 verwcj verwcj 4096 Jun 24 15:36 sim
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g agent/ahb_agent/
ahb_agent_pkg.sv ahb_interface.sv ahb_master_driver.sv ahb_monitor.sv ahb_trans_generator.sv ahb_trans.sv
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g agent/ahb_agent/ahb_trans
ahb_trans_generator.sv ahb_trans.sv
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g agent/ahb_agent/ahb_trans_generator.sv
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $ll
total 20
drwxrwxr-x 2 verwcj verwcj 4096 Jun 18 15:14 env
drwxrwxr-x 2 verwcj verwcj 4096 Jun 18 15:15 tb
drwxrwxr-x 2 verwcj verwcj 4096 Jun 18 15:16 tests
drwxrwxr-x 3 verwcj verwcj 4096 Jun 18 15:55 agent
drwxrwxr-x 7 verwcj verwcj 4096 Jun 24 15:36 sim
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g env/
ahb_sramc_env_pkg.sv ahb_sramc_env.sv ahb_sramc_scoreboard.sv
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g tb/tb_top.sv
agent/ env/ sim/ tb/ tests/
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g tests/test.sv
agent/ env/ sim/ tb/ tests/
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g agent/ahb_agent/
ahb_agent_pkg.sv ahb_interface.sv ahb_master_driver.sv ahb_monitor.sv ahb_trans_generator.sv ahb_trans.sv
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $g sim/
ahb_top.fsdb com.log Makefile novas_dump.log result_vcs/ simv simv.vdb/ ucli.key
cm.log csrc/ novas.conf novas.rc rtl.f simv.daidir/ tb.f vdCovLog/
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
<verwcj-~/keller_work/test_ing/SRAMC_SVTB/13/verify> $
verwcj@VM01:~/kelle...
svtb
Makefile (~/keller_wor...
ahb_monitor.sv (~/kell...
ahb_driver.sv (~/kelle...
ahb_sramc_uvmtb_sc...

ahb_sramc_scoreboard.sv (~/keller_work/test_ing/SRAMC_SVTB/13/verify/env) - GVIM5


File Edit Tools Syntax Buffers Window UVM Verilog Help


```
440                         end
441                         if(mem[{temp_trans.beats_addr[i][31:2],2'b11}] == temp_trans.hxdata[i][31:24]) begin
442                           $display("[AHB_SRAMC_SCB]@%0t: COMP_MATCH: ADDR=%0h, write_data=%0h, read_data=%0h:",
443                                    $time,
444                                    {temp_trans.beats_addr[i][31:2],2'b11},
445                                    mem[{temp_trans.beats_addr[i][31:2],2'b11}],
446                                    temp_trans.hxdata[i][31:24]);
447                           match_counter++;
448                           cov_trans = new temp_trans;
449                           cov_trans.haddr = {temp_trans.beats_addr[i][31:2],2'b11};
450                           cov_trans.beat_hxdata = temp_trans.hxdata[i];
451                           ahb_sramc_cg.sample();
452                         end else begin
453                           $display("[AHB_SRAMC_SCB]@%0t: COMP_MISMATCH: ADDR=%0h, write_data=%0h, read_data=%0h:",
454                                    $time,
455                                    {temp_trans.beats_addr[i][31:2],2'b11},
456                                    mem[{temp_trans.beats_addr[i][31:2],2'b11}],
457                                    temp_trans.hxdata[i][31:24]);
458                           mismatch_counter++;
459                           cov_trans = new temp_trans;
460                           cov_trans.haddr = {temp_trans.beats_addr[i][31:2],2'b11};
461                           cov_trans.beat_hxdata = temp_trans.hxdata[i];
462                           ahb_sramc_cg.sample();
463                         end
464                       end
465           endcase
466         end
467       end
468     end
469   end
470 endtask
```


www.coreshinelearning.com usernd7j06


470,3 Bot


verwcj@VM01:~/kelle... | svtb | Makefile (~/keller_wor... | ahb_monitor.sv (~/kell... | ahb_driver.sv (~/kelle... | ahb_sramc_uvmtb_sc... | ahb_sramc_scoreboar...



ahb_sramc_uvmtb_scb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
{temp_trans.beats_addr[i][31:2],2'b11},
mem[{temp_trans.beats_addr[i][31:2],2'b11}],
temp_trans.hxdata[i][31:24]);
mismatch_counter++;
cov_trans = new temp_trans;
cov_trans.haddr = {temp_trans.beats_addr[i][31:2],2'b11};
cov_trans.beat_hxdata = temp_trans.hxdata[i];
ahb_sramc_cg.sample();
end
end
endcase
end
end
end
end
endtask
526,9 99%
verwcj@VM01:~/kelle...
svtb
Makefile (~/keller_wor...
ahb_monitor.sv (~/kell...
ahb_driver.sv (~/kelle...
ahb_sramc_uvmtb_sc...
ahb_sramc_scoreboar...



ahb_sramc_uvmtb_scb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
32
33 covergroup ahb_sramc_cg;
34 cp_ahb_op: coverpoint cov_trans.op {
35 bins write = {WRITE};
36 bins read = {READ};
37 }
38 cp_ahb_burst_type: coverpoint cov_trans.burst {
39 bins single = {SINGLE};
40 bins incr = {INCR };
41 bins wrap4 = {WRAP4 };
42 bins incr4 = {INCR4 };
43 bins wrap8 = {WRAP8 };
44 bins incr8 = {INCR8 };
45 bins wrap16 = {WRAP16};
46 bins incr16 = {INCR16};
47 }
48 cp_ahb_trans_type: coverpoint cov_trans.trans {
49 bins idle = {IDLE };
50 bins busy = {BUSY };
51 bins nonseq = {NONSEQ};
52 bins seq = {SEQ };
53 }
54 cp_ahb_size: coverpoint cov_trans.size {
55 bins byte1 = {BEAT_BYTE1};
56 bins byte2 = {BEAT_BYTE2};
57 bins byte4 = {BEAT_BYTE4};
58 }
59 cp_ahb_bist_addr: coverpoint cov_trans.haddr {
60 wildcard bins bist0_addr = {32'b0000_0000_0000_0000_0???_????_????_??00};
61 wildcard bins bist1_addr = {32'b0000_0000_0000_0000_0???_????_????_??01};
62 wildcard bins bist2_addr = {32'b0000_0000_0000_0000_0???_????_????_??10};
32,0-1 6%
verwcj@VM01:~/kelle... svtb Makefile (~/keller_wor... ahb_monitor.sv (~/kell... ahb_driver.sv (~/kelle... ahb_sramc_uvmtb_sc...



ahb_sramc_uvmtb_scb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
www.coreshinelearning.com userhd7y06
103
104
105
106
107
108
109
110
111
112 extern function new(string name, uvm_component parent);
113 .
114 extern task main_phase(uvm_phase phase);
115 endclass : ahb_sramc_uvmtb_scb
116
117
118 function ahb_sramc_uvmtb_scb::new(string name, uvm_component parent);
119 super.new(name, parent);
120 ahb_sramc_cg = new();
121 endfunction : new
122
123
124 task ahb_sramc_uvmtb_scb::main_phase(uvm_phase phase);
125
126 endtask : main_phase
127
128
129
130
131
132 class ahb_sramc_scoreboard;
133
120,2 19%
verwcj@VM01:~/kelle... svtb Makefile (~/keller_wor... ahb_monitor.sv (~/kell... ahb_driver.sv (~/kelle... ahb_sramc_uvmtb_sc...



ahb_sramc_uvmtb_scb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
87 cs_ahb_op_addr : cross cp_ahb_op, cp_ahb_addr;
88 cs_ahb_op_bist_addr : cross cp_ahb_op, cp_ahb_bist_addr;
89 cs_ahb_bist_addr_dt_data: cross cp_ahb_bist_addr, cp_ahb_directed_data;
90 endgroup : ahb_sramc_cg
91
92
93 extern virtual task get_and_check();
94
95 extern function new(string name, uvm_component parent);
96
97 extern task main_phase(uvm_phase phase);
98 endclass : ahb_sramc_uvmtb_scb
99
100
101 function ahb_sramc_uvmtb_scb::new(string name, uvm_component parent);
102 super.new(name, parent);
103 ahb_sramc_cg = new();
104 endfunction : new
105
106
107 task ahb_sramc_uvmtb_scb::main_phase(uvm_phase phase);
108 fork
109 get_and_check();
110 join_none
111 endtask : main_phase
112
113 task ahb_sramc_scoreboard::get_and_check();
114 ahb_trans#(32,32) temp_trans;
115 forever begin
116 mon2scb.get(temp_trans);
117 $display("[AHB_SRAMC_SCB]@%0t: Scoreboard get one ahb trans:", $time);
:w
Makefile (~/keller_wor...
ahb_monitor.sv (~/kell...
ahb_driver.sv (~/kelle...
ahb_sramc_uvmtb_sc...
0:11:47 / 1:42:44
护眼: 关
x2倍速
高清



ahb_sramc_uvmtb_scb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
93 extern virtual task get_and_check();
94
95 extern function new(string name, uvm_component parent);
96
97 extern task main_phase(uvm_phase phase);
98 endclass : ahb_sramc_uvmtb_scb
99
100
101 function ahb_sramc_uvmtb_scb::new(string name, uvm_component parent);
102 super.new(name, parent);
103 ahb_sramc_cg = new();
104 endfunction : new
105
106
107 task ahb_sramc_uvmtb_scb::main_phase(uvm_phase phase);
108 get_and_check();
109 endtask : main_phase
110 .
111 task ahb_sramc_scoreboard::get_and_check();
112 ahb_trans#(32,32) temp_trans;
113 forever begin
114 mon2scb.get(temp_trans);
115 $display("[AHB_SRAMC_SCB]@%0t: Scoreboard get one ahb trans:", $time);
116 temp_trans.print();
117
118 if(temp_trans.trans == IDLE) begin
119 cov_trans = new temp_trans;
120 ahb_sramc_cg.sample();
121 end else begin
122 if(temp_trans.op == WRITE) begin
123 foreach(temp_trans.beats_addr[i]) begin
/\<get_and_check\>
-- INSERT --
108,3 19%
verwcj@VM01:~/kelle... svtb Makefile (~/keller_wor... ahb_monitor.sv (~/kell... ahb_driver.sv (~/kelle... ahb_sramc_uvmtb_sc...



test.sv (~/keller_work/test_ing/SRAMC_SVTB/13/verify/tests) - GVIM5
File Edit Tools Syntax Buffers Window UVM Verilog Help
1
2 import ahb_sramc_env_pkg::*;
3
4 program automatic test(ahb_interface ahb_if);
5
6 initial begin
7 string gen_trans_mode = "type0";
8 int trans_num = 40;
9 ahb_sramc_env my_env;
10 if($value$plusargs("gen_trans_mode=%s", gen_trans_mode))
11 $display("[%m] @%0t: Right gen_trans_mode=%s.", $time, gen_trans_mode);
12 else
13 $display("[%m] @%0t: [ERROR: NOT come from command line] gen_trans_mode=%s.", $time, gen_trans_mode);
14 if($value$plusargs("trans_num=%0d", trans_num))
15 $display("[%m] @%0t: Right trans_num=%0d.", $time, trans_num);
16 else
17 $display("[%m] @%0t: [ERROR: NOT come from command line] trans_num=%0d.", $time, trans_num);
18
19 my_env = new(ahb_if);
20 my_env.build();
21 my_env.co figure(gen_trans_mode, trans_num);
22 my_env.connect();
23 my_env.run();
24 $finish;
25 end
26
27
28 endprogram
search hit BOTTOM, continuing at TOP
-- VISUAL --
23,14 All
0:12:26 / 1:42:44
Makefile (~/keller_wor...
ahb_monitor.sv (~/kell...
ahb_driver.sv (~/kelle...
ahb_sramc_uvmtb_sc...
test.sv (~/kel...
护眼: 关
x2倍速
高清



ahb_sramc_uvmtb_scb.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
22
23 class ahb_sramc_uvmtb_scb extends uvm_component;
24
25 mailbox #(ahb_trans#(32,32)) mon2scb;
26 logic [7:0] mem[64*1024];//refrence model
27 int match_counter = 0;
28 int mismatch_counter = 0;
29 ahb_trans#(32,32) cov_trans;
30
31 `uvm_component_utils(ahb_sramc_uvmtb_scb)
32
33 covergroup ahb_sramc_cg;
34 cp_ahb_op: coverpoint cov_trans.op {
35 bins write = {WRITE};
36 bins read = {READ};
37 }
38 cp_ahb_burst_type: coverpoint cov_trans.burst {
39 bins single = {SINGLE};
40 bins incr = {INCR };
41 bins wrap4 = {WRAP4 };
42 bins incr4 = {INCR4 };
43 bins wrap8 = {WRAP8 };
44 bins incr8 = {INCR8 };
45 bins wrap16 = {WRAP16};
46 bins incr16 = {INCR16};
47 }
48 cp_ahb_trans_type: coverpoint cov_trans.trans {
49 bins idle = {IDLE };
50 bins busy = {BUSY };
51 bins nonseq = {NONSEQ};
52 bins seq = {SEQ };
25,32 4%
verwcj@VM01:~/kelle... svtb Makefile (~/keller_wor... ahb_monitor.sv (~/kell... ahb_driver.sv (~/kelle... ahb_sramc_uvmtb_sc...



ahb_sramc_uvmtb_scb.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
// scb for ahb_sramc_uvmtb
//
//==========
`ifndef AHB_SRAMC_UVMTB_SCB_SV
`define AHB_SRAMC_UVMTB_SCB_SV
class ahb_sramc_uvmtb_scb extends uvm_component;
uvm_analysis_imp
uvm_blocking_get_port scb_get_port;
mailbox #(ahb_trans#(32,32)) mon2scb;
logic [7:0] mem[64*1024];//refrence model
int match_counter = 0;
int mismatch_counter = 0;
ahb_trans#(32,32) cov_trans;
`uvm_component_utils(ahb_sramc_uvmtb_scb)
covergroup ahb_sramc_cg;
cp_ahb_op: coverpoint cov_trans.op {
bins write = {WRITE};
bins read = {READ};
}
cp_ahb_burst_type: coverpoint cov_trans.burst {
bins single = {SINGLE};
bins incr = {INCR };
bins wrap4 = {WRAP4 };
bins incr4 = {INCR4 };
bins wrap8 = {WRAP8 };
bins incr8 = {INCR8 };
"env/ahb_sramc_uvmtb_scb.sv" 516L, 32428C written
26,37 3%
uvm source
Makefile (~/keller_wor...
ahb_monitor.sv (~/kell...
ahb_driver.sv (~/kelle...
ahb_sramc_uvmtb_sc...
ahb_sramc_uvmtb_en...
护眼 关
x2倍速
高清



imp
port
export
export
port
Agent
port
import
sig
drv
ref fn
DUT
sub.
port --> export --> export --> imp
Agent
imp
if
A
B
① port -> export --- (imp)
② port -> imp
③ port -> port -> imp
④ port -> export -> imp



imp
port
export
export
port
Agent
port
import
sqr
drv
fifo
DUT
def
sub
while(1) begin
end
fifo.size >
port -> export -> export -> imp
Agent
imp
A
B
imp
① port -> export --- (imp)
② port -> imp
③ port -> port -> imp
④ port -> export -> imp



scb
i_agt
export
mon
DUT
o_agt
mon
uvm_analysis_port
analysis_export
uvm_blocking_get_port
refm_get_port
refm.refm_get_port.connect
mon2refm_fifo.blocking_get_export);
i_agt.agt_export.connect(
mon2refm_fifo.analysis_export
uvm_tlm_fifo
uvm_tlm_analysis_fifo



refm
scb
i_agt
export
drv
dut
mon
DUT
uvm_analysis_port
analysis_export
uvm_tlm_fifo
uvm_tlm_analysis_fifo
uvm_blocking_get_port
refm_get_port
refm.refm_get_port.connect
mon2refm_fifo.blocking_get_export);
i_agt.agt_export.connect(
mon2refm_fifo.analysis_export)



ahb_sramc_uvmtb_scb.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
12 // Version : v1
13 //==========
14 // Description:
15 //
16 // scb for ahb_sramc_uvmtb
17 //
18 //==========
19
20 `ifndef AHB_SRAMC_UVMTB_SCB_SV
21 `define AHB_SRAMC_UVMTB_SCB_SV
22
23 class ahb_sramc_uvmtb_scb extends uvm_component;
24
25 uvm_analysis_imp #(ahb_trans#(32,32)), ahb_sramc_uvmtb_scb) mon2sb;
26 uvm_blocking_get_port #(ahb_trans#(32,32)) scb_get_port;//TLM fifo, analysis_export, blocking_get_export
27 mailbox #(ahb_trans#(32,32)) mon2scb;
28 logic [7:0] mem[64*1024];//refrence model
29 int match_counter = 0;
30 int mismatch_counter = 0;
31 ahb_trans#(32,32) cov_trans;
32
33 `uvm_component_utils(ahb_sramc_uvmtb_scb)
34
35 covergroup ahb_sramc_cg;
36 cp_ahb_op: coverpoint cov_trans.op {
37 bins write = {WRITE};
38 bins read = {READ};
39 }
40 cp_ahb_burst_type: coverpoint cov_trans.burst {
41 bins single = {SINGLE};
42 bins incr = {INCR };
search hit BOTTOM, continuing at TOP
27,32 2%
verwcj@VM01:~/kelle... uvm source Makefile (~/keller_wor... ahb_monitor.sv (~/keli... ahb_driver.sv (~/kelle... ahb_sramc_uvmtb_sc... ahb_sramc_uvmtb_en...



ahb_sramc_uvmtb_scb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM5
File Edit Tools Syntax Buffers Window UVM Verilog Help
endfunction : new
task ahb_sramc_uvmtb_scb::main_phase(uvm_phase phase);
get_and_check();
endtask : main_phase
task ahb_sramc_uvmtb_scb::write(ahb_trans#(32,32) tr);
endtask
task ahb_sramc_scoreboard::get_and_check();
ahb_trans#(32,32) temp_trans;
forever begin
//mon2scb.get(temp_trans);
$display("[AHB_SRAMC_SCB]@%0t: Scoreboard get one ahb trans:", $time);
temp_trans.print();
if(temp_trans.trans == IDLE) begin
cov_trans = new temp_trans;
ahb_sramc_cg.sample();
end else begin
if(temp_trans.op == WRITE) begin
foreach(temp_trans.beats_addr[i]) begin
case(temp_trans.size)
BEAT_BYTE1: begin
case(temp_trans.beats_addr[i][1:0])
2'b00: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][7:0];
2'b01: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][15:8];
2'b10: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][23:16];
2'b11: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][31:24];
-- VISUAL --
118,1
21%
0:54:57 / 1:42:44
护眼: 关
x2倍速
高清



ahb_sramc_uvmtb_scb.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
95
96 extern function new(string name, uvm_component parent);
97 endclass : ahb_sramc_uvmtb_scb
98
99
100 function ahb_sramc_uvmtb_scb::new(string name, uvm_component parent);
101 super.new(name, parent);
102 ahb_sramc_cg = new();
103 endfunction : new
104
105
106
107 task ahb_sramc_uvmtb_scb::write(ahb_trans#(32,32) tr);
108 ahb_trans#(32,32) temp_trans;
109 temp_trans = tr;
110 forever begin
111 //mon2scb.get(temp_trans);
112 $display("[AHB_SRAMC_SCB]@%0t: Scoreboard get one ahb trans:", $time);
113 temp_trans.print();
114
115 if(temp_trans.trans == IDLE) begin
116 cov_trans = new temp_trans;
117 ahb_sramc_cg.sample();
118 end else begin
119 if(temp_trans.op == WRITE) begin
120 foreach(temp_trans.beats_addr[i]) begin
121 case(temp_trans.size)
122 BEAT_BYTE1: begin
123 case(temp_trans.beats_addr[i][1:0])
124 2'b00: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][7:0];
125 2'b01: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][15:8];
"env/ahb_sramc_uvmtb_scb.sv" 513L, 32404C written
109,20 19%
www.coreshinelearning.com userhd7y06
0:56:29 / 1:42:44
护眼: 关
x2倍速
高清



ahb_agent.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM5
File Edit Tools Syntax Buffers Window UVM Verilog Help
59 `uvm_warning("NOCONFIG", "Config not set for Rx agent, using default is_active field")
60 m_cfg = ahb_agent_config ::type_id::create("m_cfg", this);
61 end
62 end
63 is_active = m_cfg.is_active;
64
65 m_monitor = ahb_monitor ::type_id::create("m_monitor", this);
66 if (is_active == UVM_ACTIVE)
67 begin
68 m_driver = ahb_driver ::type_id::create("m_driver", this);
69 m_sequencer = ahb_sequencer ::type_id::create("m_sequencer", this);
70 end
71
72 endfunction : build_phase
73
74
75 function void ahb_agent::connect_phase(uvm_phase phase);
76 super.connect_phase(phase);
77 m_monitor.analysis_port.connect(analysis_export);
78 if (is_active == UVM_ACTIVE)
79 begin
80 m_driver.seq_item_port.connect(m_sequencer.seq_item_export);
81 end
82
83 endfunction : connect_phase
84
85
86 `endif // AHB_AGENT_SV
87
~
~
-- VISUAL --
77,49 Bot
1:04:31 / 1:42:44
护眼 关
x2倍速
高清



ahb_sramc_uvmtb_env.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM6
File Edit Tools Syntax Buffers Window UVM Verilog Help
39
40 function ahb_sramc_uvmtb_env::new(string name, uvm_component parent);
41 super.new(name, parent);
42 endfunction : new
43
44
45 function void ahb_sramc_uvmtb_env::build_phase(uvm_phase phase);
46 `uvm_info(get_type_name(), "In build_phase", UVM_HIGH)
47 if (!uvm_config_db #(ahb_sramc_uvmtb_env_config)::get(this, "", "m_env_config", m_env_config))
48 `uvm_error(get_type_name(), "Unable to get ahb_sramc_uvmtb_env_config")
49 m_refm = ahb_sramc_uvmtb_refm::type_id::create("m_refm",this);
50 m_scb = ahb_sramc_uvmtb_scb::type_id::create("m_scb",this);
51
52 m_ahb_agent = ahb_agent::type_id::create("m_ahb_agent", this);
53
54 endfunction : build_phase
55
56
57 function void ahb_sramc_uvmtb_env::connect_phase(uvm_phase phase);
58 `uvm_info(get_type_name(), "In connect_phase", UVM_HIGH)
59 m_ahb_agent.analysis_export.connect(m_scb.mon2sb);
60 endfunction : connect_phase
61
62
63 // Could print out diagnostic information, for example
64 function void ahb_sramc_uvmtb_env::end_of_elaboration_phase(uvm_phase phase);
65 //uvm_top.print_topology();
66 //`uvm_info(get_type_name(), $sformatf("Verbosity level is set to: %d", get_report_verbosity_level()), UVM_MEDIUM)
67 //`uvm_info(get_type_name(), "Print all Factory overrides", UVM_MEDIUM)
68 //factory.print();
69 endfunction : end_of_elaboration_phase
"env/ahb_sramc_uvmtb_env.sv" 73L, 2469C written
59,52 90%
1:04:33 / 1:42:44
护眼: 关
x2倍速
高清



ahb_sramc_uvmtb_scb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
92
93 extern function new(string name, uvm_component parent);
94 extern virtual task write(ahb_seq_item#(32,32) tr);
95 endclass : ahb_sramc_uvmtb_scb
96
97
98 function ahb_sramc_uvmtb_scb::new(string name, uvm_component parent);
99 super.new(name, parent);
100 ahb_sramc_cg = new();
101 mon2sb = new("mon2sb", this);
102 endfunction : new
103
104 task ahb_sramc_uvmtb_scb::write(ahb_seq_item#(32,32) tr);
105 ahb_seq_item#(32,32) temp_trans;
106 temp_trans = tr;
107 $display("[AHB_SRAMC_SCB]@%0t: Scoreboard get one ahb trans:", $time);
108 temp_trans.print();
109
110 if(temp_trans.trans == IDLE) begin
111 cov_trans = new temp_trans;
112 ahb_sramc_cg.sample();
113 end else begin
114 if(temp_trans.op == WRITE) begin
115 foreach(temp_trans.beats_addr[i]) begin
116 case(temp_trans.size)
117 BEAT_BYTE1: begin
118 case(temp_trans.beats_addr[i][1:0])
119 2'b00: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][7:0];
120 2'b01: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][15:8];
121 2'b10: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][23:16];
122 2'b11: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][31:24];
verwcj@VM01:~/kel... teaching_sim [Makefile (~/keller_... ahb_monitor.sv (~/k... ahb_driver.sv (~/kell... ahb_sramc_uvmtb_s... ahb_agent.sv (~/kell... ahb_sramc_uvmtb_... ahb_seq.sv (~/keller...



ahb_sramc_uvmtb_scb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
bins data_00 = {32'h0000_0000};
bins data_FF = {32'hFFFF_FFFF};
bins data_55 = {32'h5555_5555};
bins data_AA = {32'hAAAA_AAAA};
}
cp_ahb_normal_data: coverpoint cov_trans.beat_hxdata{
bins data_smal = {[32'h0:32'h100]};
bins data_mid = {[32'h101:32'hFFFF_FF00]};
bins data_big = {[32'hFFFF_FF01:32'hFFFF_FFFF]};
}
cs_ahb_op_burst : cross cp_ahb_op, cp_ahb_burst_type;
cs_ahb_op_size : cross cp_ahb_op, cp_ahb_size;
cs_ahb_op_addr : cross cp_ahb_op, cp_ahb_addr;
cs_ahb_op_bist_addr : cross cp_ahb_op, cp_ahb_bist_addr;
cs_ahb_bist_addr_dt_data: cross cp_ahb_bist_addr, cp_ahb_directed_data;
endgroup : ahb_sramc_cg
extern function new(string name, uvm_component parent);
extern virtual function void write(ahb_seq_item#(32,32) tr);
endclass : ahb_sramc_uvmtb_scb
function ahb_sramc_uvmtb_scb::new(string name, uvm_component parent);
super.new(name, parent);
ahb_sramc_cg = new();
mon2sb = new("mon2sb", this);
endfunction : new
task ahb_sramc_uvmtb_scb::write(ahb_seq_item#(32,32) tr);
ahb_seq_item#(32,32) temp_trans;
temp_trans = tr;
94,31 15%
www.coreshinelearning.com userid7j08
1:12:33 / 1:42.44
护眼 关
x2倍速
高清



ahb_sramc_uvmtb_scb.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
super.new(name, parent);
ahb_sramc_cg = new();
mon2sb = new("mon2sb", this);
endfunction : new
function ahb_sramc_uvmtb_scb::write(ahb_seq_item#(32,32) tr);
ahb_seq_item#(32,32) temp_trans;
temp_trans = tr;
$display("[AHB_SRAMC_SCB]@%0t: Scoreboard get one ahb trans:", $time);
temp_trans.print();
if(temp_trans.trans == IDLE) begin
cov_trans = new temp_trans;
ahb_sramc_cg.sample();
end else begin
if(temp_trans.op == WRITE) begin
foreach(temp_trans.beats_addr[i]) begin
case(temp_trans.hsize)
BEAT_BYTE1: begin
case(temp_trans.beats_addr[i][1:0])
2'b00: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][7:0];
2'b01: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][15:8];
2'b10: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][23:16];
2'b11: mem[temp_trans.beats_addr[i]] = temp_trans.hxdata[i][31:24];
endcase
cov_trans = new temp_trans;
cov_trans.haddr = temp_trans.beats_addr[i];
cov_trans.beat_hxdata = temp_trans.hxdata[i];
96,0-1 19%
verwcj@VM01:... uvm source [Makefile (~/ke... ahb_monitor.sv... ahb_driver.sv (... ahb_sramc_uv... ahb_agent.sv (... ahb_sramc_uv... ahb_seq.sv (~/... comp.log (~/ke... uvm_tlm_fifos.s...



ahb_sramc_uvmtb_scb.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
bins addr_high = {[32'hffe0:32'hffff]};
}
cp_ahb_directed_data: coverpoint cov_trans.beat_hxdata{
bins data_00 = {32'h0000_0000};
bins data_FF = {32'hFFFF_FFFF};
bins data_55 = {32'h5555_5555};
bins data_AA = {32'hAAAA_AAAA};
}
cp_ahb_normal_data: coverpoint cov_trans.beat_hxdata{
bins data_smal = {[32'h0:32'h100]};
bins data_mid = {[32'h101:32'hFFFF_FF00]};
bins data_big = {[32'hFFFF_FF01:32'hFFFF_FFFF]};
}
cs_ahb_op_burst : cross cp_ahb_op, cp_ahb_burst_type;
cs_ahb_op_size : cross cp_ahb_op, cp_ahb_size;
cs_ahb_op_addr : cross cp_ahb_op, cp_ahb_addr;
cs_ahb_op_bist_addr : cross cp_ahb_op, cp_ahb_bist_addr;
cs_ahb_bist_addr_dt_data: cross cp_ahb_bist_addr, cp_ahb_directed_data;
endgroup : ahb_sramc_cg
extern function new(string name, uvm_component parent);
extern virtual function void write(ahb_seq_item#(32,32) tr);
extern virtual function void report_phase(uvm_phase phase);
endclass : ahb_sramc_uvmtb_scb
function ahb_sramc_uvmtb_scb::new(string name, uvm_component parent);
super.new(name, parent);
ahb_sramc_cg = new();
mon2sb = new("mon2sb", this);
endfunction : new
"env/ahb_sramc_uvmtb_scb.sv" 508L, 31719C written
95,12 15%
www.coreshinelearning.com userhd7j06
1:17:38 / 1:42:44
护眼 关
x2倍速
高清



ahb_sramc_uvmtb_scb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM3
File Edit Tools Syntax Buffers Window UVM Verilog Help
464 temp_trans.hxdata[i][31:24]);
465 match_counter++;
466 cov_trans = new temp_trans;
467 cov_trans.haddr = {temp_trans.beats_addr[i][31:2],2'b11};
468 cov_trans.beat_hxdata = temp_trans.hxdata[i];
469 ahb_sramc_cg.sample();
470 end else begin
471 $display("[AHB_SRAMC_SCB]@%0t: COMP_MISMATCH: ADDR=%0h, write_data=%0h, read_data=%0h:",
472 $time,
473 {temp_trans.beats_addr[i][31:2],2'b11},
474 mem[{temp_trans.beats_addr[i][31:2],2'b11}],
475 temp_trans.hxdata[i][31:24]);
476 mismatch_counter++;
477 cov_trans = new temp_trans;
478 cov_trans.haddr = {temp_trans.beats_addr[i][31:2],2'b11};
479 cov_trans.beat_hxdata = temp_trans.hxdata[i];
480 ahb_sramc_cg.sample();
481 end
482 end
483 endcase
484 end
485 end
486 end
487 endfunction
488
489
490 function void ahb_sramc_uvmtb_scb::report_phase(uvm_phase phase);
491 `uvm_info(get_full_name(), $sformatf("SCB Report: match_counter=%0d, mismatch_counter=%0d", match_counter, mismatch_counter), UVM_NONE)
492 endfunction
493
494
491,92 96%
1:20:10 / 1:42:44
护眼 关
x2倍速
高清


ahb_seq.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM7
File Edit Tools Syntax Buffers Window UVM Verilog Help
60
61 task ahb_seq::body();
62 `uvm_info(get_type_name(), "Default sequence starting", UVM_HIGH)
63
64 //repeat(10) begin
65 // req = ahb_seq_item#(32,32)::type_id::create("req");
66 // start_item(req);
67 // if (!req.randomize() with {req.trans == NONSEQ; req.burst == INCR4;})
68 // `uvm_error(get_type_name(), "Failed to randomize transaction")
69 // finish_item(req);
70 //end
71
72 repeat(10) begin
73 req0 = ahb_seq_item#(32,32)::type_id::create("req0");
74 start_item(req0);
75 if (!req0.randomize() with {req0.trans == NONSEQ; req.burst == INCR4;})
76 `uvm_error(get_type_name(), "Failed to randomize transaction")
77 finish_item(req0);
78 end
79 repeat(10) begin
80 req = ahb_seq_item#(32,32)::type_id::create("req");
81 start_item(req);
82 if (!req.randomize() with {req.trans == NONSEQ; req.burst == INCR4;})
83 `uvm_error(get_type_name(), "Failed to randomize transaction")
84 finish_item(req);
85 end
86 req = ahb_seq_item#(32,32)::type_id::create("req");
87 start_item(req);
88 if (!req.randomize() with {req.trans == IDLE;})
89 `uvm_error(get_type_name(), "Failed to randomize transaction")
90 finish_item(req);
/\<req\>
-- INSERT --
76,58 90%
1:23:40 / 1:42:44
护眼: 关
x2倍速
高清


ahb_seq.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM7
File Edit Tools Syntax Buffers Window UVM Verilog Help
60
61 task ahb_seq::body();
62 `uvm_info(get_type_name(), "Default sequence starting", UVM_HIGH)
63
64 //repeat(10) begin
65 // req = ahb_seq_item#(32,32)::type_id::create("req");
66 // start_item(req);
67 // if (!req.randomize() with {req.trans == NONSEQ; req.burst == INCR4;})
68 // `uvm_error(get_type_name(), "Failed to randomize transaction")
69 // finish_item(req);
70 //end
71
72 repeat(10) begin
73 req0 = ahb_seq_item#(32,32)::type_id::create("req0");
74 start_item(req0);
75 if (!req0.randomize() with {req0.trans == NONSEQ; req0.burst == INCR4; req0.op == WRITE;})
76 `uvm_error(get_type_name(), "Failed to randomize transaction")
77 finish_item(req0);
78 end
79 repeat(10) begin
80 req1 = ahb_seq_item#(32,32)::type_id::create("req1");
81 start_item(req1);
82 if (!req1.randomize() with {req1.trans == NONSEQ; req1.burst == INCR4; req1.op == READ;
83 req1.haddr == req0.haddr})
84 `uvm_error(get_type_name(), "Failed to randomize transaction")
85 finish_item(req1);
86 end
87 req = ahb_seq_item#(32,32)::type_id::create("req");
88 start_item(req);
89 if (!req.randomize() with {req.trans == IDLE;})
90 `uvm_error(get_type_name(), "Failed to randomize transaction")
"agent/ahb/ahb_seq.sv" 97L, 2846C written
83,28 89%
1:25:34 / 1:42:44
护眼: 关
x2倍速
高清


ahb_seq.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM7
File Edit Tools Syntax Buffers Window UVM Verilog Help
69 // finish_item(req);
70 //end
71
72 repeat(10) begin
73 req0 = ahb_seq_item#(32,32)::type_id::create("req0");
74 start_item(req0);
75 if (!req0.randomize() with {req0.trans == NONSEQ; req0.burst == INCR4; req0.op == WRITE;})
76 `uvm_error(get_type_name(), "Failed to randomize transaction")
77 finish_item(req0);
78
79 req1 = ahb_seq_item#(32,32)::type_id::create("req1");
80 start_item(req1);
81 if (!req1.randomize() with {req1.trans == NONSEQ; req1.burst == INCR4; req1.op == READ; req1.haddr == req0.haddr})
82 `uvm_error(get_type_name(), "Failed to randomize transaction")
83 finish_item(req1);
84 end
85 req = ahb_seq_item#(32,32)::type_id::create("req");
86 start_item(req);
87 if (!req.randomize() with {req.trans == IDLE;})
88 `uvm_error(get_type_name(), "Failed to randomize transaction")
89 finish_item(req);
90 `uvm_info(get_type_name(), "Default sequence completed", UVM_HIGH)
91 endtask : body
92
93
94 `endif // AHB_SEQ_LIB_SV
95
85,53 Bot
verwcj@VM01:... teaching_sim [Makefile (~/ke... ahb_monitor.sv... ahb_driver.sv (... ahb_sramc_uv... ahb_agent.sv (... ahb_sramc_uv... ahb_seq.sv (~/... ahb_sramc_uv... ahb_seq_item.s...


ahb_seq.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM7
File Edit Tools Syntax Buffers Window UVM Verilog Help
60
61 task ahb_seq::body();
62 ahb_seq_item#(32,32) req0,req1;
63 `uvm_info(get_type_name(), "Default sequence starting", UVM_HIGH)
64
65 //repeat(10) begin
66 // req = ahb_seq_item#(32,32)::type_id::create("req");
67 // start_item(req);
68 // if (!req.randomize() with {req.trans == NONSEQ; req.burst == INCR4;})
69 // `uvm_error(get_type_name(), "Failed to randomize transaction")
70 // finish_item(req);
71 //end
72
73 repeat(10) begin
74 req0 = ahb_seq_item#(32,32)::type_id::create("req0");
75 start_item(req0);
76 if (!req0.randomize() with {req0.trans == NONSEQ; req0.burst == INCR4; req0.op == WRITE;})
77 `uvm_error(get_type_name(), "Failed to randomize transaction")
78 finish_item(req0);
79
80 req1 = ahb_seq_item#(32,32)::type_id::create("req1");
81 start_item(req1);
82 if (!req1.randomize() with {req1.trans == NONSEQ; req1.burst == INCR4; req1.op == READ; req1.haddr == req0.haddr; req1.size == req0.size;})
83 `uvm_error(get_type_name(), "Failed to randomize transaction")
84 finish_item(req1);
85 end
86 req = ahb_seq_item#(32,32)::type_id::create("req");
87 start_item(req);
88 if (!req.randomize() with {req.trans == IDLE;})
89 `uvm_error(get_type_name(), "Failed to randomize transaction")
"agent/ahb/ahb_seq.sv" 96L, 2878C written
82,94 89%
verwcj@VM0... teaching_sim [Makefile (~/... ahb_monitor.... ahb_driver.sv... ahb_sramc_u... ahb_agent.sv... ahb_sramc_u... ahb_seq.sv (... ahb_sramc_u... ahb_seq_ite... ahb_sramc_u...


ahb_seq.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM7
File Edit Tools Syntax Buffers Window UVM Verilog Help
66 // req = ahb_seq_item#(32,32)::type_id::create("req");
67 // start_item(req);
68 // if (!req.randomize() with {req.trans == NONSEQ; req.burst == INCR4;})
69 // `uvm_error(get_type_name(), "Failed to randomize transaction")
70 // finish_item(req);
71 //end
72
73 repeat(10) begin
74 req0 = ahb_seq_item#(32,32)::type_id::create("req0");
75 start_item(req0);
76 if (!req0.randomize() with {req0.trans == NONSEQ; req0.burst == INCR4; req0.op == WRITE;})
77 `uvm_error(get_type_name(), "Failed to randomize transaction")
78 finish_item(req0);
79
80 req1 = ahb_seq_item#(32,32)::type_id::create("req1");
81 start_item(req1);
82 if (!req1.randomize() with {req1.trans == NONSEQ; req1.burst == INCR4; req1.op == READ; req1.haddr == req0.haddr; req1.size == req0.size;})
83 `uvm_error(get_type_name(), "Failed to randomize transaction")
84 finish_item(req1);
85 end
86 req = ahb_seq_item#(32,32)::type_id::create("req");
87 start_item(req);
88 if (!req.randomize() with {req.trans == IDLE;})
89 `uvm_error(get_type_name(), "Failed to randomize transaction")
90 finish_item(req);
91 `uvm_info(get_type_name(), "Default sequence completed", UVM_HIGH)
92 endtask : body
93
94
95 `endif // AHB_SEQ_LIB_SV
82,140-144 98%
1:35:10 / 1:42:44
护眼: 关
x2倍速
高清